User:Johnburger/Demo/x86/CR0

From OSDev Wiki
Jump to navigation Jump to search

Along the lines of EFlags, this is the bitfield definition for Control Register 0 (CR0):

Demo/x86/CR0.inc

;
; x86/CR0.inc
;

; The following are the bitfields in the CR0 register
x86.CR0.PG      EQU             1000_0000_0000_0000_0000_0000_0000_0000b
x86.CR0.CD      EQU             0100_0000_0000_0000_0000_0000_0000_0000b
x86.CR0.NW      EQU             0010_0000_0000_0000_0000_0000_0000_0000b
x86.CR0.AM      EQU             0000_0000_0000_0100_0000_0000_0000_0000b
x86.CR0.WP      EQU             0000_0000_0000_0001_0000_0000_0000_0000b
x86.CR0.NE      EQU             0000_0000_0000_0000_0000_0000_0010_0000b
x86.CR0.ET      EQU             0000_0000_0000_0000_0000_0000_0001_0000b
x86.CR0.TS      EQU             0000_0000_0000_0000_0000_0000_0000_1000b
x86.CR0.EM      EQU             0000_0000_0000_0000_0000_0000_0000_0100b
x86.CR0.MP      EQU             0000_0000_0000_0000_0000_0000_0000_0010b
x86.CR0.PE      EQU             0000_0000_0000_0000_0000_0000_0000_0001b